

In re Patent Application of
ERRATICO
Serial No. **Not Yet Assigned**
Filed: **Herewith**

28. The method according to Claim 27 wherein forming the isolating element comprises forming the isolating element to at least partially surround the first region.

29. The method according to Claim 27 wherein the integrated structure is formed on a semiconductor chip; and wherein forming the isolating element comprises forming the isolating element to have a length substantially equal to a width of the semiconductor chip and to divide the semiconductor chip into two portions each respectively including the first region and the second region.

30. The method according to Claim 27 wherein the first conductivity type is P type.

31. The method according to Claim 27 wherein forming the first region comprises forming a power transistor for controlling an inductive load.

REMARKS

It is believed that all of the claims are patentable over the prior art. For better readability and the Examiner's convenience, the newly submitted claims differ from the translated counterpart claims which are being canceled. The newly submitted claims do not represent changes or amendments that narrow the claim scope for any reason related to the statutory requirements for patentability.

Accordingly, after the Examiner completes a thorough examination and finds the claims patentable, a Notice of Allowance is respectfully requested in due course. Should the

In re Patent Application of
ERRATICO
Serial No. **Not Yet Assigned**
Filed: **Herewith**

Examiner determine any minor informalities that need to be addressed, he is encouraged to contact the undersigned attorney at the telephone number below.

Respectfully submitted,



JOHN F. WOODSON, II
Reg. No. 45,236
Allen, Dyer, Doppelt, Milbrath
& Gilchrist, P.A.
255 S. Orange Avenue, Suite 1401
Post Office Box 3791
Orlando, Florida 32802
407-841-2330
407-841-2343 fax
Attorneys for Applicant